



## Description

### JMG N-channel Enhancement Mode Power MOSFET

#### Features


- 100V,10A
- $R_{DS(ON)} < 140\text{m}\Omega$  @  $V_{GS} = 10\text{V}$
- $R_{DS(ON)} < 300\text{m}\Omega$  @  $V_{GS} = 4.5\text{V}$
- Advanced Split Gate Trench Technology
- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead free product is acquired

#### Application


- Load Switch
- PWM Application
- Power management




100% UIS TESTED!  
100%  $\Delta V_{ds}$  TESTED!



TO-252(DPAK) top view



Marking and pin Assignment



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
JMGK10V10A	JMGK10V10A	TAPING	TO-252	13inch	2500	25000

## Absolute Maximum Ratings ( $T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		100	V
$V_{GSS}$	Gate-Source Voltage		$\pm 20$	V
$I_D$	Continuous Drain Current		10	A
	$T_c = 100^\circ\text{C}$	6.5	A	
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>		40	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>note2</sup>		2.25	mJ
$P_D$	Power Dissipation	$T_c = 25^\circ\text{C}$	29.4	W
$R_{eJC}$	Thermal Resistance, Junction to Case		4.25	$^\circ\text{C}/\text{W}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$



# JMGK10V10A

## Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristic</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	100	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$	-	-	1.0	$\mu\text{A}$
$I_{GSS}$	Gate to Body Leakage Current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.5	-	2.5	V
$R_{DS(\text{on})}$ note3	Static Drain-Source on-Resistance	$V_{GS}=10\text{V}, I_D=5\text{A}$	-	110	140	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=3\text{A}$	-	160	300	
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS}=50\text{V}, V_{GS}=0\text{V}, f=100\text{KHz}$	-	206	-	pF
$C_{oss}$	Output Capacitance		-	29	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	1.4	-	pF
$Q_g$	Total Gate Charge	$V_{DS}=50\text{V}, I_D=5\text{A}, V_{GS}=10\text{V}$	-	4.3	-	nC
$Q_{gs}$	Gate-Source Charge		-	1.5	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	1.1	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=50\text{V}, I_D=5\text{A}, R_{\text{GEN}}=2\Omega, V_{GS}=10\text{V}$	-	14.7	-	ns
$t_r$	Turn-on Rise Time		-	3.5	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	20.9	-	ns
$t_f$	Turn-off Fall Time		-	2.7	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain to Source Diode Forward Current	-	-	10	A	
$I_{sM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	40	A	
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}, I_s=10\text{A}$	-	-	1.2	V
$trr$	Body Diode Reverse Recovery Time	$I_F=5\text{A}, dI/dt=100\text{A}/\mu\text{s}$	-	32	-	ns
$Qrr$	Body Diode Reverse Recovery Charge		-	39	-	nC


Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition:  $T_J=25^\circ\text{C}, VDD=50\text{V}, VG=10\text{V}, RG=50\Omega, L=0.5\text{mH}, IAS=3\text{A}$


3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 0.5\%$

## Typical Performance Characteristics


**Figure 1:** Output Characteristics




**Figure 2:** Typical Transfer Characteristics




**Figure 3:** On-resistance vs. Drain Current




**Figure 5:** Gate Charge Characteristics




**Figure 4:** Body Diode Characteristics




**Figure 6:** Capacitance Characteristics




**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature




**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 9:** Maximum Safe Operating Area



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature



**Figure 11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



## Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms





Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms




## Package Mechanical Data-TO-252



TO-252

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

## Reel Specification-TO-252



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
W	15.90	16.00	16.10	0.626	0.630	0.634
E	1.65	1.75	1.85	0.065	0.069	0.073
F	7.40	7.50	7.60	0.291	0.295	0.299
D0	1.40	1.50	1.60	0.055	0.059	0.063
D1	1.40	1.50	1.60	0.055	0.059	0.063
P0	3.90	4.00	4.10	0.154	0.157	0.161
P1	7.90	8.00	8.10	0.311	0.315	0.319
P2	1.90	2.00	2.10	0.075	0.079	0.083
A0	6.85	6.90	7.00	0.270	0.271	0.276
B0	10.45	10.50	10.60	0.411	0.413	0.417
K0	2.68	2.78	2.88	0.105	0.109	0.113
T	0.24		0.27	0.009		0.011
t1	0.10			0.004		
10P0	39.80	40.00	40.20	1.567	1.575	1.583



**JMGK10V10A**

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document supersedes and replaces all information previously supplied.

**J** is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

Copyright ©2019 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.