


**DESCRIPTION:**

With low holding and latching current, JST130 series triacs are especially recommended for use on middle and small resistance type power load. Package TO-92 is RoHS compliant. (2011/65/EU)

**MAIN FEATURES**

Symbol	Value	Unit
$I_{T(RMS)}$	0.8	A
$V_{TM}$	1.5	V

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Storage junction temperature range	$T_{stg}$	-40 - 150	°C
Operating junction temperature range	$T_j$	-40 - 125	°C
Repetitive peak off-state voltage ( $T_j=25^\circ\text{C}$ )	$V_{DRM}$	600/800	V
Repetitive peak reverse voltage ( $T_j=25^\circ\text{C}$ )	$V_{RRM}$	600/800	V
RMS on-state current ( $T_c=50^\circ\text{C}$ )	$I_{T(RMS)}$	0.8	A
Non repetitive surge peak on-state current (full cycle, $F=50\text{Hz}$ )	$I_{TSM}$	9	A
$I^2t$ value for fusing ( $t_p=10\text{ms}$ )	$I^2t$	0.45	$\text{A}^2\text{s}$
Critical rate of rise of on-state current ( $I_G=2 \times I_{GT}$ )	I - II - III IV	50 20	$\text{A}/\mu\text{s}$
Peak gate current	$I_{GM}$	1	A
Average gate power dissipation	$P_{G(AV)}$	0.1	W
Peak gate power	$P_{GM}$	1	W

ELECTRICAL CHARACTERISTICS ( $T_j=25^\circ\text{C}$  unless otherwise specified)

Symbol	Test Condition	Quadrant		Value		Unit
				D	T	
$I_{GT}$	$V_D=12V$	I - II - III	MAX	5	5	mA
		IV		10	5	
$V_{GT}$	ALL		MAX	1.3		V
$V_{GD}$	$V_D=V_{DRM} T_j=125^\circ\text{C}$ $R_L=3.3\text{k}\Omega$	ALL	MIN	0.2		V
$I_L$	$I_G=1.2I_{GT}$	I - III - IV	MAX	10	5	mA
		II		20	15	
$I_H$	$I_T=100\text{mA}$		MAX	7	5	mA
$dV/dt$	$V_D=2/3V_{DRM}$ Gate Open $T_j=125^\circ\text{C}$		MIN	30	10	V/ $\mu$ s

## STATIC CHARACTERISTICS

Symbol	Parameter	Value(MAX)	Unit
$V_{TM}$	$I_{TM}=1.1\text{A}$ $t_p=380\mu\text{s}$	$T_j=25^\circ\text{C}$	V
$I_{DRM}$	$V_D=V_{DRM}$ $V_R=V_{RRM}$	$T_j=25^\circ\text{C}$	$\mu\text{A}$
$I_{RRM}$		$T_j=125^\circ\text{C}$	$\mu\text{A}$


## THERMAL RESISTANCES

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	junction to case(AC)	TO-92	$^\circ\text{C}/\text{W}$

## ORDERING INFORMATION


J	ST	130	U	-600	D
JieJie Microelectronics Co.,Ltd					$T: I_{GT1-4} \leq 5\text{mA}$ $D: I_{GT1-3} \leq 5\text{mA} I_{GT4} \leq 10\text{mA}$
	TRIACs				$600: V_{DRM} \wedge V_{RRM} \geq 600\text{V}$ $800: V_{DRM} \wedge V_{RRM} \geq 800\text{V}$
		$I_{T(\text{RMS})}: 0.8\text{A}$		U: TO-92	

## PACKAGE MECHANICAL DATA



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	4.45		5.20	0.175		0.205
B	4.32		5.33	0.170		0.210
C	3.18		4.19	0.125		0.165
D	0.407		0.533	0.016		0.021
E	0.50		0.70	0.020		0.028
F	-	1.1	-	-	0.043	-
G	-	1.27	-	-	0.050	-
H	-	2.30	-	-	0.091	-
J	0.36		0.50	0.014		0.020
K	12.70		15.0	0.500		0.591
N	2.04		2.66	0.080		0.105
P	1.86		2.06	0.073		0.081
V	-		4.3	-		0.169


## MARKING




## PACKAEG INFORMATION

PACKAGE	WEIGHT (PER PCS)	OUTLINE	BAG (PCS)	INNER BOX (PCS)	PER CARTON
TO-92	0.1894g	Shielding Bag	1,000	10,000	30,000
TO-92	0.1894g	Shielding Bag	1,000	10,000	50,000
TO-92	0.1894g	Shielding Bag	1,000	10,000	100,000


**FIG.1:** Maximum power dissipation versus RMS on-state current




**FIG.3:** Surge peak on-state current versus number of cycles




**FIG.5:** Non-repetitive surge peak on-state current for a sinusoidal pulse with width  $t_p < 20\text{ms}$  ( $\text{I - II - III: } di/dt < 50\text{A}/\mu\text{s}; \text{ IV: } di/dt < 20\text{A}/\mu\text{s}$ )




**FIG.2:** RMS on-state current versus case temperature



**FIG.4:** On-state characteristics (maximum values)



**FIG.6:** Relative variations of gate trigger current, holding current and latching current versus junction temperature



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document is the ninth version which is made in 11-May-2019. This document supersedes and replaces all information previously supplied.

 is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

Copyright ©2019 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.